NXP Semiconductors N.V. (NASDAQ: NXPI) enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better, and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the automotive, industrial & IoT, mobile, and communication infrastructure markets. Built on more than 60 years of combined experience and expertise, the company has over 29,000 employees in more than 30 countries and posted revenue of $8.88 billion in 2019.
Evaluate and deploy the evolving verification methodologies to handle increasingly complex IP/SubSystem designs related to AI and Machine Learning based designs and Digital Signal Processor verification.
Understanding and deployment of system level usecases in the IP, subsystem environment with efficiency.
Own and ensure quality adherence during all stages of the project cycle. Ability to carry out a thorough analysis of existing processes, recommend and implement process improvements to ensure ‘Zero Defect’ IPs/SubSystems.
Hands on and ability to work well as part of a team both locally, and with remote or multi-site teams.
Self starter with 8+ years of experience on IP / Sub-system verification on multimillion Gate and complex Design with multiple clocks with minimal supervision
Testbench and Testplan development to ensure thorough functional verification, and performance aspects of the IP along with Features traceability.
Experience in Digital Signal Processor based design and subsystem verification.
Verification experience in domains like automotive Graphics / Vision accelerators and related Algorithms - including Low Light Noise, Optical Flow tracking, Stereo Vision, Geometric Correction.
Experience in microcontroller architecture working with ARM cores, protocols like AHB/AMBA, AXI, Memory (Flash, SRAM,DDR) and memory controllers
Must have experience and strong working knowledge of HVLs like (UVM/SV/C++), HDLs (Verilog/VHDL), PLI/DPI, simulators (NCSim/VCS/ModelSim/Questa).
Must have experience in end to end IP verification project cycle, including Testbench Strategies, TB development, simulation debugs.
Good Exposure to formal verification methodology, assertions/SVA, functional coverage, gate level simulations, verification planner and regression management.
Strong ability to drive verification methodologies is a highly desired for 10+ yrs candidates.
Exposure to pre silicon validation/emulation is an added advantage.