SiFive France SASU is seeking a passionate hardware design engineer to create industry-leading debug, trace, and profiling IP essential for the adoption of RISC-V architecture in SoC designs.
Responsibilities include designing debug hardware, collaborating with various teams, and ensuring documentation for a collaborative culture. Ideal candidates should possess 7+ years of industry experience and a relevant degree.
#J-18808-LjbffrBy continuing you agree to our Terms & Privacy Policy.