Minimum qualifications: Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 8 years of experience with RTL design using Verilog/System Verilog and microarchitecture. 4 years of experience in leading IP/SoC