Senior Design Verification Engineer (eInfochips Inc) Senior Design Verification Engineer What You’ll Be Doing Build scalable verification environments using UVM and SystemVerilog. Create detailed verification plans from architectural specifications. Write, run, and debug constrained‑random and directed