Principal Physical Design Engineer This role has been designed as ‘’Onsite’ with an expectation that you will primarily work from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company advancing the
Minimum qualifications: Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience in static timing analysis (STA), including 5 years of experience in a technical
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Date Posted:2026-06-22 Country:United States of America Location:US-CA-GOLETA-B01 ~ 6825 Cortona Dr ~ BLDG B01 Position Role Type:Onsite U.S. Citizen, U.S. Person, or Immigration Status Requirements: U.S. citizenship is required, as only U.S. citizens are authorized to
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group ASICS Engineering General Summary: Applicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information. Must be a U.S.
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group ASICS Engineering General Summary: Applicants selected will be subject to a government security investigation and must meet eligibility requirements for access to classified information. Must be a U.S.
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group GPU ASICS Engineering General Summary: As a member of the Graphics team, the successful applicant will help develop new flows/methodologies and algorithms to improve power, performance and area
Please Note: To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s Technology Together Our technology solutions
We are looking for a Senior/Staff STA Engineer to lead full-chip timing signoff activities for cutting-edge SoCs at advanced technology nodes (5nm / 3nm / 2nm). The candidate should possess deep expertise in MMMC timing closure,
SW Engineer Package Layout Design 3D-IC Solutions Siemens EDA is a global technology leader in Electronic Design Automation (EDA) software, dedicated to pushing the boundaries of semiconductor design. As a Software Engineer, you will contribute to
Meet The Team The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Ciscos core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platformslike