We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with
We Are: Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform
Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems. We are energized by our mission to
Minimum qualifications: Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience with managing vendor engagements and library delivery schedules in an ASIC design environment.
R&D Principal Architect, Package Substrate EDA We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and
We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with
We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design,
Minimum qualifications: Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 5 years of experience in DFT architecture, implementation, and verification for SoCs. Experience in silicon bring-up, debug,
Minimum qualifications: Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience in physical design, including custom structured datapath implementation. Experience hardening dense compute units
The application window is expected to close on: 09/01/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received. Meet the team: The Common Hardware Group
General Information Job Title Sr Staff R&D Engineer-17502 Job ID 17502 City Sunnyvale State/Province California Date Posted 13-May-2026 Job Category Engineering Job Subcategory R&D Engineering Hire Type Employee Remote Eligible No Base Salary Range: $144000 -
General Information Job Title Sr. AI Engineer – Enterprise Agentic AI Job ID 15460 City Sunnyvale State/Province California Date Posted 25-Feb-2026 Job Category Engineering Job Subcategory AI Hire Type Employee Remote Eligible No Base Salary Range:
General Information Job Title Sr. Manufacturing Process Engineer Job ID 16476 City Sunnyvale State/Province California Date Posted 18-Mar-2026 Job Category Engineering Job Subcategory Hardware Engineering Hire Type Employee Remote Eligible No Base Salary Range: $162000 -
Job Details: Job Description: About Altera At Altera, our independence as the world’s largest pure‑play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry‑leading
We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design,
Minimum qualifications: Bachelors degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience in post-layout physical netlist validation or low-power signoff in an ASIC design environment.
Who We Are At Pave, were building the industry’s leading compensation platform, combining the worlds largest real-time compensation dataset with deep expertise in AI and machine learning. Our platform is perfecting the art and science of
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
You Are You are someone who drives growth through ecosystem partnerships and strategic deals. You will work closely with product management, engineering, sales leadership, and executive teams to develop long-term business opportunities in high-growth segments such