Position:Physical Design Engineer II (IC) Job Description: Job Responsibilities: Execute synthesis, PNR, and STA for assigned partitions of ASIC chip adhering to strict schedules and design goals. Work closely with architects, RTL designers, and DFT engineers to resolve implementation and signoff
SummaryAt Apple we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group CPU Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of whats possible to enable next-generation experiences and drives digital transformation to help create a
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s mostinnovative companies unleash their potential. From autonomous cars to life-saving robots, our digital
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group ASICS Engineering General Summary: This individual independently plans, performs the moderately-defined responsibility for the Physical Design Flow of high-speed DDR, graphics, physical verification flows, microarchitecture, SOC algorithm design and modeling, and methodology,
Senior Physical Design Engineer This role has been designed as Hybrid with a requirement that you will work on average 2 days per week from an HPE office. Who We Are: Hewlett Packard Enterprise is the global edge-to-cloud company
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group CPU Engineering General Summary: NUVIA is now part of Qualcomm. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group CPU Engineering General Summary: As a Physical Design Clock Engineer, you will work with microarchitecture, RTL design, CAD, block level and top level physical design teams to create best in class clocking solutions for
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group CPU Engineering General Summary: As a CPU Physical Design Infrastructure and Automation Engineer, you will work with implementation and CAD teams to implement infrastructure improvements and automation needs for next generation
Company:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group CPU Engineering General Summary: NUVIA is now part of Qualcomm. Our mission is to reimagine silicon and create computing platforms that will transform the industry. You will have
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In Create Account) 2. If you already have a Candidate Account, please
Neetha Consulting LLC is seeking a Senior Physical Design Engineer to support multiple openings in the silicon flow, from floorplanning to signoff. You will collaborate with logic design, synthesis, and verification teams to ensure accurate physical and functional representation of designs. Responsibilities
A leading technology company in Cupertino, CA, is seeking a Physical Design Engineer responsible for implementing design partitions for complex Systems-on-Chip. The ideal candidate will have a Masters degree in Electrical Engineering and at least 2 years of relevant experience.
AWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS’s services
Senior Physical Design Engineer (MULTIPLE OPENINGS) Salary Range: $216,091-218,000/ Year / 40HRS/WK Location:Job Duties: Perform physical design implementation activities at full-chip, block-level, and partition-level, including floorplanning, placement, clock tree synthesis (CTS), routing, timing closure, and signoff. Execute floorplanning tasks such as
Neetha Consulting LLC in USA is seeking a Physical Design Engineer to lead RTL to GDS implementation within an ASIC flow. You will own floorplanning, placement, CTS, routing, and timing closure for challenging nodes. The role requires advanced IC
Annapurna Labs (U.S.) Inc. is seeking an ASIC Physical Design Engineer to drive full chip floorplanning, placement and tapeout within AWS data centers. You will collaborate with FE and sign off PV using industry tools, while ensuring high design quality
Sr. Physical Design Engineer, Annapurna Labs Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks
Socionext America Inc. is seeking a hands-on Physical Design Engineer to work on challenging ASIC/SoC tapeouts. You will collaborate with customers, frontend and integration teams to deliver robust designs through pre-layout timing, floorplanning, and sign-off stages. The role requires 8+
Description Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us